michaelh/verilog-6502
1
0
Fork 0
mirror of https://github.com/Arlet/verilog-6502 synced 2024-05-12 03:15:15 +02:00
Code Issues Packages Projects Releases Wiki Activity
19 commits 1 branch 0 tags 53 KiB
Commit graph

19 commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Arlet Ottens e930327ffe
Update README.md 2023-04-08 09:12:30 +02:00
Arlet Ottens 8f0b115611
Update README.md 2022-01-23 13:24:57 +01:00
Arlet Ottens e6f361d764 Updated README 2020-10-21 12:12:56 +02:00
Arlet Ottens a11631082b Added fix for 1-cycle RDY bug 2016-08-19 20:19:40 +02:00
Arlet Ottens ae653ab688 Added clarification of memory interface 2015-08-31 20:25:47 +02:00
Arlet Ottens dff3abaaac fix for bit/logic verilator keywords 2014-10-23 20:33:44 +02:00
Arlet Ottens 74e83fa07f Speed up ALU path 
Move calculation of V and Z flags into next pipeline stage
 2012-10-06 16:21:37 +02:00
Arlet Ottens 071e7fc9be Fix syntax error 2012-10-06 16:20:49 +02:00
Arlet 3a0dfb7336 Removed $display debug 2012-08-12 08:34:14 +02:00
Arlet 55c26f780b Fixed verification bugs 2012-08-12 08:30:19 +02:00
Arlet a89c839d29 Added RDY term to AB Hold update 2011-10-08 17:52:03 +02:00
Arlet 6796444f2c fixed typo 2011-10-02 12:23:40 +02:00
Arlet 3678fc4f4e Make SEI/CLI take effect one cycle earlier. 2011-09-27 07:17:15 +02:00
Arlet 9b58705596 Do not set ABH/ABL in push/pull to avoid wrong PC being pushed if IRQ follows 2011-09-27 07:14:23 +02:00
Arlet b1472bfe31 Fixed 'load_reg' for CLC/SEC/CLI/SEI/CLV/CLD/SED 2011-09-27 07:11:13 +02:00
Arlet c51aa17b6b Fixed '=' back to '<=' for 'backwards' signal. 2011-06-08 06:54:11 +02:00
Arlet e54964f9dd Replaced <= by = in combinatorial blocks 2011-05-22 15:55:36 +02:00
Arlet c305e6d3ef Added support for RDY 2011-05-16 14:31:22 +02:00
Arlet 5fe44f4b7f first commit 2011-05-02 19:04:14 +02:00